Chapter 4

Memory Management

4.1 Basic memory management
4.2 Swapping
4.3 Virtual memory
4.4 Page replacement algorithms
4.5 Modeling page replacement algorithms
4.6 Design issues for paging systems
4.7 Implementation issues
4.8 Segmentation
Memory Management

• Ideally programmers want memory that is
  – large
  – fast
  – non volatile

• Memory hierarchy
  – small amount of fast, expensive memory – cache
  – some medium-speed, medium price main memory
  – gigabytes of slow, cheap disk storage

• Memory manager handles the memory hierarchy
Basic Memory Management
Monoprogramming without Swapping or Paging

Three simple ways of organizing memory
- an operating system with one user process
Multiprogramming with Fixed Partitions

- **Fixed memory partitions**
  - separate input queues for each partition
  - single input queue
Modeling Multiprogramming

CPU utilization as a function of number of processes in memory
Analysis of Multiprogramming System Performance

- Arrival and work requirements of 4 jobs
- CPU utilization for 1 – 4 jobs with 80% I/O wait
- Sequence of events as jobs arrive and finish
  - note numbers show amount of CPU time jobs get in each interval
Relocation and Protection

• Cannot be sure where program will be loaded in memory
  – address locations of variables, code routines cannot be absolute
  – must keep a program out of other processes’ partitions

• Use base and limit values
  – address locations added to base value to map to physical addr
  – address locations larger than limit value is an error
Swapping (1)

Memory allocation changes as
- processes come into memory
- leave memory

Shaded regions are unused memory
Swapping (2)

- Allocating space for growing data segment
- Allocating space for growing stack & data segment
Memory Management with Bit Maps

- Part of memory with 5 processes, 3 holes
  - tick marks show allocation units
  - shaded regions are free
- Corresponding bit map
- Same information as a list
Memory Management with Linked Lists

Four neighbor combinations for the terminating process $X$
Virtual Memory
Paging (1)

The position and function of the MMU
Paging (2)

The relation between virtual addresses and physical memory addresses given by page table
Page Tables (1)

Internal operation of MMU with 16 4 KB pages
Page Tables (2)

- 32 bit address with 2 page table fields
- Two-level page tables
Page Tables (3)

Typical page table entry
TLBs – Translation Lookaside Buffers

<table>
<thead>
<tr>
<th>Valid</th>
<th>Virtual page</th>
<th>Modified</th>
<th>Protection</th>
<th>Page frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>140</td>
<td>1</td>
<td>RW</td>
<td>31</td>
</tr>
<tr>
<td>1</td>
<td>20</td>
<td>0</td>
<td>R X</td>
<td>38</td>
</tr>
<tr>
<td>1</td>
<td>130</td>
<td>1</td>
<td>RW</td>
<td>29</td>
</tr>
<tr>
<td>1</td>
<td>129</td>
<td>1</td>
<td>RW</td>
<td>62</td>
</tr>
<tr>
<td>1</td>
<td>19</td>
<td>0</td>
<td>R X</td>
<td>50</td>
</tr>
<tr>
<td>1</td>
<td>21</td>
<td>0</td>
<td>R X</td>
<td>45</td>
</tr>
<tr>
<td>1</td>
<td>860</td>
<td>1</td>
<td>RW</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>861</td>
<td>1</td>
<td>RW</td>
<td>75</td>
</tr>
</tbody>
</table>

A TLB to speed up paging
Inverted Page Tables

Comparison of a traditional page table with an inverted page table
Page Replacement Algorithms

• Page fault forces choice
  – which page must be removed
  – make room for incoming page

• Modified page must first be saved
  – unmodified just overwritten

• Better not to choose an often used page
  – will probably need to be brought back in soon
Optimal Page Replacement Algorithm

• Replace page needed at the farthest point in future
  – Optimal but unrealizable

• Estimate by …
  – logging page use on previous runs of process
  – although this is impractical
Not Recently Used Page Replacement Algorithm

- Each page has Reference bit, Modified bit
  - bits are set when page is referenced, modified
- Pages are classified
  1. not referenced, not modified
  2. not referenced, modified
  3. referenced, not modified
  4. referenced, modified
- NRU removes page at random
  - from lowest numbered non empty class
FIFO Page Replacement Algorithm

• Maintain a linked list of all pages
  – in order they came into memory

• Page at beginning of list replaced

• Disadvantage
  – page in memory the longest may be often used
Second Chance Page Replacement Algorithm

- **Operation of a second chance**
  - pages sorted in FIFO order
  - Page list if fault occurs at time 20, A has R bit set (numbers above pages are loading times)
The Clock Page Replacement Algorithm

When a page fault occurs, the page the hand is pointing to is inspected. The action taken depends on the R bit:

- R = 0: Evict the page
- R = 1: Clear R and advance hand
Least Recently Used (LRU)

- Assume pages used recently will used again soon
  - throw out page that has been unused for longest time

- Must keep a linked list of pages
  - most recently used at front, least at rear
  - update this list every memory reference !!

- Alternatively keep counter in each page table entry
  - choose page with lowest value counter
  - periodically zero the counter
Simulating LRU in Software (1)

LRU using a matrix – pages referenced in order 0,1,2,3,2,1,0,3,2,3
Simulating LRU in Software (2)

- The aging algorithm simulates LRU in software
- Note 6 pages for 5 clock ticks, (a) – (e)
The Working Set Page Replacement Algorithm (1)

- The working set is the set of pages used by the $k$ most recent memory references
- $w(k,t)$ is the size of the working set at time, $t$
The Working Set Page Replacement Algorithm (2)

The working set algorithm
The WSClock Page Replacement Algorithm

Operation of the WSClock algorithm
# Review of Page Replacement Algorithms

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optimal</td>
<td>Not implementable, but useful as a benchmark</td>
</tr>
<tr>
<td>NRU (Not Recently Used)</td>
<td>Very crude</td>
</tr>
<tr>
<td>FIFO (First-In, First-Out)</td>
<td>Might throw out important pages</td>
</tr>
<tr>
<td>Second chance</td>
<td>Big improvement over FIFO</td>
</tr>
<tr>
<td>Clock</td>
<td>Realistic</td>
</tr>
<tr>
<td>LRU (Least Recently Used)</td>
<td>Excellent, but difficult to implement exactly</td>
</tr>
<tr>
<td>NFU (Not Frequently Used)</td>
<td>Fairly crude approximation to LRU</td>
</tr>
<tr>
<td>Aging</td>
<td>Efficient algorithm that approximates LRU well</td>
</tr>
<tr>
<td>Working set</td>
<td>Somewhat expensive to implement</td>
</tr>
<tr>
<td>WSClock</td>
<td>Good efficient algorithm</td>
</tr>
</tbody>
</table>
Modeling Page Replacement Algorithms

Belady's Anomaly

- FIFO with 3 page frames
- FIFO with 4 page frames
- P's show which page references show page faults
Stack Algorithms

State of memory array, $M$, after each item in reference string is processed
The Distance String

Probability density functions for two hypothetical distance strings
The Distance String

- Computation of page fault rate from distance string
  - the $C$ vector
  - the $F$ vector
Design Issues for Paging Systems
Local versus Global Allocation Policies (1)

- Original configuration
- Local page replacement
- Global page replacement
Local versus Global Allocation Policies (2)

Page fault rate as a function of the number of page frames assigned

Page fault rate as a function of the number of page frames assigned
Load Control

• Despite good designs, system may still thrash

• When PFF algorithm indicates
  – some processes need more memory
  – but no processes need less

• Solution :
  Reduce number of processes competing for memory
  – swap one or more to disk, divide up pages they held
  – reconsider degree of multiprogramming
Page Size (1)

Small page size

• Advantages
  – less internal fragmentation
  – better fit for various data structures, code sections
  – less unused program in memory

• Disadvantages
  – programs need many pages, larger page tables
Page Size (2)

- **Overhead due to page table and internal fragmentation**

  \[
  \text{overhead} = \frac{s \cdot e}{p} + \frac{p}{2}
  \]

- **Where**
  - \( s \) = average process size in bytes
  - \( p \) = page size in bytes
  - \( e \) = page entry

  Optimized when

  \[
  p = \sqrt{2se}
  \]
Separate Instruction and Data Spaces

- One address space
- Separate I and D spaces
Two processes sharing same program sharing its page table
Cleaning Policy

• *Need for a background process, paging daemon*
  – periodically inspects state of memory

• *When too few frames are free*
  – selects pages to evict using a replacement algorithm

• *It can use same circular list (clock)*
  – as regular page replacement algorithm but with diff ptr
Implementation Issues
Operating System Involvement with Paging

Four times when OS involved with paging

1. Process creation
   - determine program size
   - create page table

2. Process execution
   - MMU reset for new process
   - TLB flushed

3. Page fault time
   - determine virtual address causing fault
   - swap target page out, needed page in

4. Process termination time
   - release page table, pages
Page Fault Handling (1)

1. Hardware traps to kernel
2. General registers saved
3. OS determines which virtual page needed
4. OS checks validity of address, seeks page frame
5. If selected frame is dirty, write it to disk
Page Fault Handling (2)

6. OS brings schedules new page in from disk
7. Page tables updated
   • Faulting instruction backed up to when it began
6. Faulting process scheduled
7. Registers restored
   • Program continues
Instruction Backup

MOVE.L #6(A1), 2(A0)

16 Bits

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>MOVE</td>
</tr>
<tr>
<td>1002</td>
<td>6</td>
</tr>
<tr>
<td>1004</td>
<td>2</td>
</tr>
</tbody>
</table>

Opcode
First operand
Second operand

An instruction causing a page fault
Locking Pages in Memory

- Virtual memory and I/O occasionally interact
- Proc issues call for read from device into buffer
  - while waiting for I/O, another processes starts up
  - has a page fault
  - buffer for the first proc may be chosen to be paged out
- Need to specify some pages locked
  - exempted from being target pages
(a) Paging to static swap area  
(b) Backing up pages dynamically
Separation of Policy and Mechanism

Page fault handling with an external pager
Segmentation (1)

- One-dimensional address space with growing tables
- One table may bump into another
Segmentation (2)

Allows each table to grow or shrink, independently
## Segmentation (3)

### Comparison of paging and segmentation

<table>
<thead>
<tr>
<th>Consideration</th>
<th>Paging</th>
<th>Segmentation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Need the programmer be aware that this technique is being used?</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>How many linear address spaces are there?</td>
<td>1</td>
<td>Many</td>
</tr>
<tr>
<td>Can the total address space exceed the size of physical memory?</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Can procedures and data be distinguished and separately protected?</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Can tables whose size fluctuates be accommodated easily?</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Is sharing of procedures between users facilitated?</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Why was this technique invented?</td>
<td>To get a large linear address space without having to buy more physical memory</td>
<td>To allow programs and data to be broken up into logically independent address spaces and to aid sharing and protection</td>
</tr>
</tbody>
</table>
Implementation of Pure Segmentation

(a)-(d) Development of checkerboarding
(e) Removal of the checkerboarding by compaction
Segmentation with Paging: MULTICS (1)

- Descriptor segment points to page tables
- Segment descriptor – numbers are field lengths
Segmentation with Paging: MULTICS (2)

A 34-bit MULTICS virtual address
Segmentation with Paging: MULTICS (3)

Conversion of a 2-part MULTICS address into a main memory address
Segmentation with Paging: MULTICS (4)

- Simplified version of the MULTICS TLB
- Existence of 2 page sizes makes actual TLB more complicated

<table>
<thead>
<tr>
<th>Comparison field</th>
<th>Segment number</th>
<th>Virtual page</th>
<th>Page frame</th>
<th>Protection</th>
<th>Age</th>
<th>Is this entry used?</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
<td>1</td>
<td>7</td>
<td>Read/write</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>0</td>
<td>2</td>
<td>Read only</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>3</td>
<td>1</td>
<td>Read/write</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>Execute only</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2</td>
<td>12</td>
<td>Execute only</td>
<td>9</td>
<td>1</td>
</tr>
</tbody>
</table>
Segmentation with Paging: Pentium (1)

A Pentium selector

- Bits 13  1  2
- Index
- 0 = GDT/1 = LDT
- Privilege level (0-3)
Segmentation with Paging: Pentium (2)

- Pentium code segment descriptor
- Data segments differ slightly
Segmentation with Paging: Pentium (3)

Conversion of a (selector, offset) pair to a linear address
Segmentation with Paging: Pentium (4)

Mapping of a linear address onto a physical address
Segmentation with Paging: Pentium (5)

Protection on the Pentium